



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/819,773	03/28/2001	Claude R. Gauthier	03226.064001	03226.064001 2630	
22511	7590 05/06/2005		EXAMINER		
OSHA LIAN	IG L.L.P.		SHAAWAT	T, MUSSA	
1221 MCKINI	NEY STREET			*****	
SUITE 2800			ART UNIT	PAPER NUMBER	
HOUSTON, 7	HOUSTON, TX 77010			2128	
			DATE MAILED: 05/06/2004	•	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/819,773	GAUTHIER ET AL.				
Office Action Summary	Examiner	Art Unit				
	Mussa A. Shaawat	2128				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep- If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 29 S	September 2004.					
2a)⊠ This action is FINAL. 2b)☐ Thi	s action is non-final.					
.—	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) <u>1-37</u> is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-4,9-13,15-19,23 and 27-34</u> is/are r 7) □ Claim(s) <u>5-8,20-22,24-26 and 35-37</u> is/are ob 8) □ Claim(s) are subject to restriction and/s	ewn from consideration. Tejected. Tejected to.					
Application Papers	·					
9) The specification is objected to by the Examin 10) The drawing(s) filed on 03 July 2001 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the)⊠ accepted or b)□ objected to be drawing(s) be held in abeyance. See ction is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119	•					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureat* See the attached detailed Office action for a list	nts have been received. Its have been received in Applicationity documents have been received in Applicationity documents have been received in the contract of the contract o	on No ed in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P					
Paper No(s)/Mail Date 7/28/63, 3/28/0/ M.	′	,, , ,				

Application/Control Number: 09/819,773 Page 2

Art Unit: 2128

DETAILED ACTION

1. This application has been examined.

Claims 1-37 have been examined.

Claim Interpretation

3. Claim 1 – The board model is interpreted as being a software model. The package model is being interpreted as being a software model of semiconductor devices. The chip model is being interpreted as being a software model of the chip.

4. Claim 4 – The Bump and Grid" is interpreted as "ball and Grid" also.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claim 14 is rejected under 35 U.S.C. 102(b) as being anticipated by Herrell et al ("Modeling of Power Distribution Systems for High-Performance Microprocessors", IEEE, 1999), herein referred to as Herrell.
- As per claim 14, Herrell teaches modeling a power converter, modeling a board, modeling a package, and modeling a chip model (Abstract; page 240, section I 2nd and 6th paragraph; section II, 2nd paragraph and Fig. 2).

Application/Control Number: 09/819,773 Page 3

Art Unit: 2128

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being obvious over Dennis J. Herrell et al ("Modeling of Power Distribution Systems for High-Performance Microprocessors", IEEE, 1999), herein referred to as Herrell in view of Hiroshi Shimamori (US 5,737,202), herein referred to as Shimamori.
- 10. As per claim 1 Herrell discloses a power converter model, a board model, a package model, and a chip model (Abstract; page 240, section I 2nd and 6th paragraph; section II, 2nd paragraph and Fig. 2).

Herrell does not expressly disclose the plurality of the power converter models. Shimamori discloses the plurality of the power converters (Fig 1, items 12, 13, and 23). Shimamori does not teach implementation of the converters in a model. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with Shimamori to provide models of power converters.

11. As per claim 2 and 3 Herrell does not expressly disclose the plurality of DC-to-DC converter models and also four DC-to-DC converter models. Shimamori teaches a plurality of DC-to-DC converters (Fig. 1, item 12 and 13) and four DC to Dc converters (Fig. 5, items 56-59). It would have been obvious to one of ordinary skill in the art at the

time of the invention was made to modify the teachings of Herrel with Shimamori to provide models of power converters.

- 12. Claims 4, 9-13, 15-19, 23, and 27-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Herrell in view of Shimamori and further in view of Anderson.
- 13. As per claim 4 Herrell teaches the plurality of bump and grid models (Page 241, Section II 3rd paragraph), but it fails to teach the plurality of section models and plurality of channel models. Anderson et al (herein referred to as Anderson), US 6385565, teaches about the plurality of section models and the plurality of channel models (Fig. 3A, column 8 lines 33-40, column 9 lines 63-65). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to get an accurate model.
- 14. As per claim 9 Herrell fails to teach the plurality of section models arranged in an interconnecting grid. Anderson teaches about section grids arranged in an interconnecting grid (Fig 3A, column 8 lines 33-40, column 9 lines 63-65). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to analyze the noise distribution and to get realistic current distribution and design the power system capable of delivering stable power.
- 15. As per claim 10 Herrell fails to teach the interconnecting grid is generally square shaped. Anderson teaches about interconnecting grid is square shaped (Fig 3A). It would have been obvious to one of ordinary skill in the art at the time of the invention

Art Unit: 2128

was made to modify the teachings of Herrell with the teachings of Anderson in order to simplify the calculation for better and efficient simulation.

- As per claim 11 Herrell fails to teach the plurality of section models comprises 16. nine section models. Anderson teaches the nine section models(Fig. 3A, column 8 lines 33-40). It is an 8x8 grid, which comprises 9 section models. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to analyze the noise distribution and to get realistic current distribution and design the power system capable of delivering stable power.
- As per claim 12 Herrell fails to teach the plurality of the section models are 17. arranged in a three section by three-section grid. Anderson teaches 8x 8 section grid (Fig. 3A, column 8 lines 33-40) which comprises the 3x3 section grid. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson by selecting any section grid from 1x1 to 8x8 to simplify calculation for better and efficient simulation.
- As per claim 13 Herrell to teach the plurality of channel models comprises ten 18. section models. However, "Official Notice" has been taken by the examiner that any number of section models can be used to analyze a complex circuit for better and efficient simulation.
- As per claim 15 Herrell discloses modeling a power converter, modeling a board, 19. modeling a package, and modeling a chip (Abstract; page 240, section I 2nd and 6th paragraph; section II, 2nd paragraph and Fig. 2).

Herrell does not expressly disclose modeling the plurality of the power converters. Shimamori discloses the plurality of the power converters (Fig 1, items 12, 13, and 23).

Page 6

It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with Shimamori to provide models of power converters.

- As per claim 16 Herrell does not expressly disclose the plurality of power 20. converters comprises four DC-to-DC power converters. Shimamori teaches the four DCto-DC converters (Fig. 5, items 56-59). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrel with Shimamori to provide models of power converters.
- 21. As per claim 17 Herrell teaches about modeling a plurality of bump and grid components (Page 241, Section II 3rd paragraph), but it fails to teach modeling a plurality of chip sections and plurality of chip channels. Anderson teaches the chip section models and the chip channel models (Fig. 3A, column 8 lines 33-40, column 9 lines 63-65). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to get an accurate model.
- As per claim 18 Herrell fails to teach modeling a plurality of chip section forms 22. generally a square shaped grid. Anderson teaches about chip grid is a square shaped (Fig 3A). It would have been obvious to one of ordinary skill in the art at the time of the

invention was made to modify the teachings of Herrell with the teachings of Anderson in order to simplify the calculation for better and efficient simulation.

- 23. As per claim 19 Herrell fails to teach the generally square shaped grid comprises a three section by three-section grid. Anderson teaches 8x 8 section grid (Fig. 3A, column 8 lines 33-40) which comprises the 3x3 section grid. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson by selecting any section grid from 1x1 to 8x8 to simplify calculation for better and efficient simulation.
- 24. As per claim 23 Herrell in view of Shimamori and in further view of Anderson as applied to claim 4 teaches all the subject matter of claim 23.
- 25. As per claim 27 Herrell fails to teach the plurality of section models are arranged in an interconnecting grid. Anderson teaches about section grids arranged in an interconnecting grid (Fig 3A, column 8 lines 33-40, column 9 lines 63-65). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to analyze the noise distribution and to get realistic current distribution and design the power system capable of delivering stable power.
- 26. As per claim 28 Herrell fails to teach the interconnecting grid is square shaped. Anderson teaches about interconnecting grid is square shaped (Fig 3A). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to simplify the calculation for better and efficient simulation.

Art Unit: 2128

- 27. As per claim 29 Herrell fails to teach the plurality of section models comprises nine section models. Anderson teaches the nine section models (Fig. 3A, column 8 lines 33-40). It is an 8x8 grid, which comprises 9 section models. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to analyze the noise distribution and to get realistic current distribution and design the power system capable of delivering stable power.
- 28. As per claim 30 Herrell fails to teach the plurality of the section models are arranged in a three section by three-section grid. Anderson teaches 8x 8 section grid (Fig. 3A, column 8 lines 33-40) which comprises the 3x3 section grid. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson by selecting any section grid from 1x1 to 8x8 to simplify calculation for better and efficient simulation.
- 29. As per claim 31 Herrell in view of Shimamori and in further view of Anderson as applied to claim 23 teaches all the subject matter of claim 31.
- 30. As per claim 32, claim 32 is a method claim containing the same subject matter as the apparatus of claim 23. Claim 32 is rejected on the same basis as claim 23.
- 31. As per claim 33 Herrell fails to teach modeling a plurality of chip sections forms a generally square shaped grid. Anderson teaches about interconnecting grid is square shaped (Fig 3A). It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson in order to simplify the calculation for better and efficient simulation.

As per claim 34 Herrell fails to teach the generally square shaped grid is a three section by three-section grid. Anderson teaches 8x 8 section grid (Fig. 3A, column 8 lines 33-40) which comprises the 3x3 section grid. It would have been obvious to one of ordinary skill in the art at the time of the invention was made to modify the teachings of Herrell with the teachings of Anderson by selecting any section grid from 1x1 to 8x8 to simplify calculation for better and efficient simulation.

Allowable Subject Matter

33. Claims 5-8, 20-22, 24-26, and 35-37 are objected to as being dependent upon a rejected base claim (and assuming all other rejections are traversed), but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

34. Applicant's arguments have been fully considered but they are not persuasive.

In the remarks, the applicant argues in substance that; A) Herrell fails to disclose modeling a power converter; B) Herrell fails to disclose means for modeling a power converter model; C) Herrell and Shimamori are not properly combinable to reject claim 1.

In response to A) Herrell discloses techniques for building models and simulating the response of power distribution systems for high-performance microprocessors (see Abstract). In addition Herrel discloses the design of the power system capable of delivering stable performance to such stringent demands, requires careful optimization

of various components: switching regulator (dc-dc converter) i.e. power converter, ... package-including decoupling capacitors" (see Section I. Introduction 2nd paragraph). Therefore, Herrell meets the scope of the claimed limitation "modeling a power converter".

In response to B) Herrell discloses, "a practical approach to modeling of power systems is base on the well-known partial element equivalent circuit (PEEC) method. The attractive feature of this approach is that the geometry of the power supply network can be portioned into section for which the partial RLC parameters can be found and used to construct an equivalent Spice circuit of the entire structure i.e. Spice is a means to model a power converter model" (see Section I. Introduction 4th paragraph). Therefore, Herrell meets the scope of the claimed limitation "means for modeling a power converter model".

In response to C) the examiner contends that the motivation to combine Herrell and Shimamori is proper and in accordance with MPEP guidelines for the following reasons. MPEP 2143.01 Suggestion or Motivation To Modify the References first recites:

"There are three possible sources for a motivation to combine references: the <u>nature of</u> the problem to be solved, the <u>teachings of the prior art</u>, and the <u>knowledge of persons of ordinary skill in the art</u>." In re Rouffet, 149 F.3d 1350, 1357, 47 USPQ2d 1453, 1457-58 (Fed. Cir. 1998)

In this case the examiners rejection first addresses the <u>nature of the problem to</u> <u>be solved</u>, namely, relates to a method for modeling a power system of a microprocessor chip, comprising: modeling a plurality of package model components; modeling a plurality of chip sections that receives an output from the plurality of package model components; and modeling

Art Unit: 2128

a plurality chip channels that interconnect the plurality of chip sections, relative to the The examiner references the prior art (Herrell), which teachings in the prior art. discloses SPICE (one of the many available simulations tools) to simulate and model a power distribution system for high performance microprocessors, (see Abstract, etseq.). Other prior art cited by the examiner such as Shimamori et al similarly discusses redundant power supply system, which includes plurality of power converters such as AC-DC and DC-DC (see Abstract, et-seq). Here, the examiner has established that the market is competitive (crowded), with many known tools to simulate and model power distribution systems in the market place as would be easily recognized by a person skilled in the art. Therefore, in suggesting a motivation to combine, the examiner specifically focused his motivation on the knowledge of persons of ordinary skill in the art. More specifically, that a skilled artisan would have made an effort to become aware of what capabilities had been developed in the market place, and hence would have knowingly modified Herrell with the teachings of Shimamori. MPEP 2144 Sources of Rationale Supporting a Rejection Under 35 U.S.C. 103 recites:

"The rationale to modify or combine the prior art does not have to be expressly stated in the prior art; the rationale may be expressly or impliedly contained in the prior art or it may be reasoned from knowledge generally available to one of ordinary skill in the art, established scientific principles, or legal precedent established by prior case law. In re Fine, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988); In re Jones, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). See also In re Kotzab, 217 F.3d 1365, 1370, 55 USPQ2d 1313, 1317 (Fed. Cir. 2000) (setting forth test for implicit teachings); In re Eli Lilly & Co., 902 F.2d 943, 14 USPQ2d 1741 (Fed. Cir. 1990) (discussion of reliance on legal precedent); In re Nilssen, 851 F.2d 1401, 1403, 7 USPQ2d 1500, 1502 (Fed. Cir. 1988) (references do not have to explicitly suggest combining teachings)"

The examiner has simply asserted that a skilled artisan tasked with solving the problem of modeling a power system of a microprocessor chip, comprising: modeling a plurality of package model components; modeling a plurality of chip sections that receives an output

from the plurality of package model components; and modeling a plurality chip channels that interconnect the plurality of chip sections (i.e. as taught by Herrell), from a redundant power supply system, which includes plurality of power converters such as AC-DC and DC-DC (i.e. as taught by Shiamori), and further having access to the teachings of Herrell and Shimamori, would have knowingly modified the teachings of Herrell, with the teachings of Shimamori in order to gain the advantage of reduced cost and development time. Specifically, a skilled artisan working in this obviously competitive environment would have made an effort to become aware of what capabilities had already been developed in the market place, and hence would have been aware of, and known to seek out the relative teachings of the problem to be solved. Namely, the teachings of Herrell and Shimamori.

MPEP 2143.01 Suggestion or Motivation To Modify the References further recites the following supporting rational:

Obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either explicitly or implicitly in the references themselves or in the knowledge generally available to one of ordinary skill in the art. "The test for an implicit showing is what the combined teachings, knowledge of one of ordinary skill in the art, and the nature of the problem to be solved as a whole would have suggested to those of ordinary skill in the art." In re Kotzab, 217 F.3d 1365, 1370, 55 USPQ2d 1313, 1317 (Fed. Cir. 2000).

The examiner therefore appears to have established an <u>implicit showing</u> that in view of the <u>combined teachings of the prior art</u>, the <u>relative knowledge of one skilled in the art</u>, and in particular, the <u>nature of the problem to be solved</u>, there exists an obvious motivation to combine the references as noted above.

In light of the foregoing arguments, the 35 USC 102 rejection is hereby sustained.

35. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

36. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Yip et al (US5,694,344) A method of electrically modeling a semiconductor package.

Communication

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mussa A Shaawat whose telephone number is (571)

Application/Control Number: 09/819,773 Page 14

Art Unit: 2128

272-3785. The examiner can normally be reached on Monday-Friday (8:30am to 5:00pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean R Homere can be reached on (571) 272-3780. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mussa Shaawat Patent Examiner April 14, 2005

> JEAN RACMERE PRIMARY EXAMINER